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ABSTRACT 
Radiation hardening by design (RHBD) has become a necessary practice when 
creating circuits to operate within radiated environments. While employing 
RHBD techniques has tradeoffs between size, speed and power, novel designs 
help to minimize these penalties. Space radiation is the primary source of 
radiation errors in circuits and two types of single event effects, single event 
upsets (SEU), and single event transients (SET) are increasingly becoming a 
concern. While numerous methods currently exist to nullify SEUs and SETs, 
special consideration to the techniques of temporal hardening and interlocking are 
explored in this thesis. Temporal hardening mitigates both SETs and SEUs by 
spacing critical nodes through the use of delay elements, thus allowing collected 
charge to be removed. Interlocking creates redundant nodes to rectify charge 
collection on one single node. 
 This thesis presents an innovative, temporally hardened D flip-flop (TFF). The 
TFF physical design is laid out in the 130 nm TSMC process in the form of an 
interleaved multi-bit cell and the circuitry necessary for the flip-flop to be 
hardened against SETs and SEUs is analyzed with simulations verifying these 
claims. Comparisons are made to an unhardened D flip-flop through speed, size, 
and power consumption depicting how the RHBD technique used increases all 
three over an unhardened flip-flop. Finally, the blocks from both the hardened and 
the unhardened flip-flops being placed in Synthesis and auto-place and route 
(APR) design flows are compared through size and speed to show the effects of 
using the high density multi-bit layout. 
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 Finally, the TFF presented in this thesis is compared to two other flip-flops, the 
majority voter temporal/DICE flip-flop (MTDFF) and the C-element 
temporal/DICE flip-flop (CTDFF). These circuits are built on the same 130 nm 
TSMC process as the TFF and then analyzed by the same methods through speed, 
size, and power consumption and compared to the TFF and unhardened flip-flops. 
Simulations are completed on the MTDFF and CTDFF to show their strengths 
against D node SETs and SEUs as well as their weakness against CLK node 
SETs. Results show that the TFF is faster and harder than both the MTDFF and 
CTDFF. 
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I. INTRODUCTION 
 D latches and flip-flops have become the most widely used circuits in modern 
CMOS chip design. This is due to the ability these circuits have to provide both 
data synchronization and storage. This chapter will discuss latch design and use 
along with the effects radiation can have on these circuits. Single event effects, or 
SEE, will be explained in relation to their impact on transient operation of bulk 
CMOS circuits, along with an explanation regarding an important parameter 
called linear energy transfer, or LET. 
A. Sequential Circuits 
1) Latches 
 Latches are the basic building block for synchronous designs in CMOS VLSI. 
These circuits are controlled by the clock signal in a chip and can operate in two 
states, transparent and closed. When a latch is transparent, data passes through the 
circuit from the input to the output. Conversely, when the clock closes the latch, 
data is stopped at the input and the last value to pass freely through the latch is 
stored until the latch reopens. Latches can be designed to open for either clock = 1 
or clock = 0 states and are referred to as transparent high or transparent low 
latches, respectively. Operation for a standard, transparent high, D latch is shown 
in Fig 1-1(c). Sections (a) and (b) of Fig. I-1 will be discussed below.  
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Fig.  I-1. Timing diagrams for combinational logic (a), flip-flops (b), and latches (c). (After [1]) 
 When the clock is high, the value at the input, D, is passed freely through the 
latch and the storage node captures the input value when the clock goes low. At 
this point, any changes in D are not recognized by the latch output until the clock 
goes high again. 
 Fig. I-2 shows the evolution of synchronous timing circuits from the most 
simple, single transistor pass gates up to complex latch designs. Basic 
synchronous switches consist of pass gates and transmission gates, shown in Fig. 
I-2(a)(b).  
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Fig.  I-2. Basic pass gate and latch design schematics. (After [1]) 
 The pass gate implementation provides a compact and fast solution for 
synchronous timing but these switches suffer from a couple limitations. For 
example, in the design of pass gates, only one NMOS or PMOS transistor is used. 
This limits the output voltage range across the device and will not allow the 
output to easily swing rail to rail. Also, both the pass gate and transmission gate 
 4 
implementations are dynamic latches, i.e. the output Q floats when the switch is 
closed, thus exposing the state node to feedback noise and sub-threshold leakage 
corruption. The circuit in Fig. I-2(c) implements a simple solution to the noise 
corruption issue and protects the state node by adding a buffering inverter to the 
output. Conversely, Fig. I-2(d) buffers the input node but leaves the state node 
exposed. In both these designs, the additional inverters create inverting latches 
that operate equivalently to a low logical effort tri-state inverter.  
 In order to rectify the leakage corruption issues that persists with floating 
storage nodes, current latch designs use bi-stable memory by adding feedback 
inverters, or tri-state inverters in the case of D-latches, to create static storage. The 
tri-state inverters are designed to pass logic when the latch is closed to prevent the 
feedback path from competing with the input pass-gate logic during the same 
clock phase. These circuits improve on an inverter/transmission gate 
implementation by maintaining a high drive strength that the transmission gates 
lack on their own. The two latches shown in Fig. I-2(e)(f) demonstrate this 
technique through inverting and non-inverting latch configurations. However, the 
storage node is still susceptible to possible noise feedback in both these design. 
Figs. 1-2(g)(h) protect the storage node by driving the output inverter from node 
n1, mitigating any possible feedback corruption on the output node. Fig. I-3 
shows how the latches shown in Fig I-2 (f)(g) will react to output noise. The node 
N1 is a path in close proximity to both Q outputs (Qopen for f and Qprotect for g). 
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Fig. ‎I-3: Noise affecting a bi-stable memory element and being rejected by a protected storage 
node 
When N1 switches high, the nodes Qopen and Qprotect react due to capacitive 
coupling. Since this noise passes VDD/2, the bi-stable memory in the unprotected 
latch switches state while the protected latch returns to the proper value. The 
schematic shown in Fig. I-2(g) depicts the most commonly used D-latch due to its 
fast clock to Q value, which is derived from driving the transmission gate with an 
inverter and high drive strength from the unloaded output inverter. 
In addition to the standard D latch, enables (such as set and resent) can be 
added to latch designs to further control the outputs of the latch. Set and reset 
control signals enable the latch output to high and low logic levels, respectively. 
These enables can set latch values either synchronously or asynchronously 
depending on the configuration.  
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2) D Flip-Flops 
 Flip-flops, like latches, provide synchronous data transfer and storage. 
However, unlike latch elements, a flip-flop only copies the data from the input pin 
to the output once per clock period and does not allow multiple logic values to be 
passed in a clock cycle. Data is transferred at either the rising or the falling clock 
edge, depending on the flip-flop configuration. Rising edge triggered flip-flop 
basic operation is shown in Fig I-1(b). The flip-flop only changes state by 
capturing D values at the two rising clock edges shown in the chart. This is 
compared to the combinational timing shown in Fig. I-1(a), where data can pass 
freely through the block regardless of clock phase. 
 In a master slave flip-flop, this behavior is produced by a circuit combining 
two latches in series with opposite clock polarities. For example, a transparent 
high master latch followed by a transparent low slave latch will create a falling 
edge triggered flip-flop. Examples of this using first a transmission gate and then 
D-latch implementation are shown in Fig I-4. Complementary clock signals are 
needed in all flip-flop designs to insure that the master and slave latches are not 
transparent at the same moment and are usually generated locally within the cell. 
In the event that clock edges do not rise or fall quickly, flip-flops have the 
possibility of failing to regulate data flow if both latches are transparent at the 
same time. 
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Fig. ‎I-4. Basic D flip-flop schematics using transmission gates (a) and bi-stable memory (b). (After 
[1]) 
 
3) Synchronous Timing 
 Three nodes, D, CLK and Q, must be considered to properly characterize the 
timing of sequential circuits. Through analysis, three values are generated that 
define how quickly latches and flip-flops are able to properly operate: tSETUP, 
tHOLD and tPCQ. tSETUP and tHOLD refer to the time a logic value must be stable at D 
before and after a clock edge, respectively. tPCQ describes the amount of time data 
takes to propagate through the slave latch before Q stabilizes after an activating 
clock edge. The value tPDQ is specific only to latches and describes the time 
required for a change in data to propagate from D to Q when a latch is transparent. 
Fig. I-1(b) shows a visual, transient representation of these values along with the 
contamination delay, tCCQ, which will be described later. 
 While propagation times can easily be measured by asserting a clock edge or 
proper clock state and measuring the temporal difference between changes, tSETUP 
and tHOLD require a bit more analysis. A sequential element will retain a proper 
logic state in the event that data arrives preceding a clock edge by a sufficient 
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amount of time. However, as data arrives closer and closer to the clock edge, tPCQ 
will increase towards infinity. Let’s define tCQ as the measured clock to Q time 
and tDC as the actual difference between the data change and the clock edge. We 
then can define tSETUP as the smallest tDC value where tCQ ≤ tPCQ to provide the 
smallest time which a data change can precede the clock edge where the new data 
will be properly stored after the latch closes. Similarly, changing data before tHOLD 
will also increase tCQ. This leads to the inequality expressing a worst case tHOLD as 
the highest tDC value where tCQ ≤ tPCQ. Setup and hold times also vary depending 
on if the input is switching low to high or high to low depending on PMOS vs. 
NMOS size in CMOS logic. Sample setup and hold time analysis curves on a tCQ 
vs. tDC plot are shown below.  
 
Fig. ‎I-5. Setup and hold time curves for a latch. (After [1]) 
 For hold times, the 0 and 1 subscripts refer to whether D is rising or falling, 
respectively. With setup times, the same nomenclature refers to the rising and 
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falling of Q. This occurs in the event that D switches much earlier than the clock 
edge. Setup and hold times vary when measured with respect to rising and falling 
clock edges. This is due to NMOS and PMOS transistor sizing. 
 Inspecting Fig. I-5 introduces a new value called aperture width, or ta. Aperture 
width refers to a tDC range spanning across the clock edge, during which the flip-
flop will not produce correct outputs should the input state transition within this 
window. This value differs for rising and falling inputs and can be calculated by 
the equations 
 tar = tSETUP1 + tHOLD0  (I-1) 
 taf = tSETUP0 + tHOLD1  (I-2) 
where r and f designate rising and falling inputs, respectively. Data transitions that 
occur within the aperture width will result in the storage cell becoming meta-
stable, or in an indeterminate state, and will not settle until the node discharges 
due to leakage current or the next data transition meets required timing conditions. 
Similarly to the setup and hold times, this value will vary for rising and falling 
clock edges.  
 These timing constraints become important when designing sequential circuits 
to work with combinational logic. The minimum available clock period, or TC, 
must be defined by adding the overhead of the sequential circuits, tSETUP + tPCQ, 
and any delays from combinational logic, tPD, providing the equation 
  TC ≥ tSETUP + tPCQ + tPD.  (I-3) 
 This allows data to enter the combinational logic after tPCQ and then have 
ample time to pass through combinational logic and reach the second flip-flop 
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before the setup time is reached. Violating the equation shown above will result in 
a setup time failure. This particular failure type can be rectified by decreasing the 
clock speed, thus allowing more time for data to propagate through combinational 
logic. Additionally, the minimum allowed pulse width is set by the sum of the 
setup and hold times, or 
 tPW = tSETUP + tHOLD.   (I-4) [2] 
 Inversely, a hold time failure, or race condition, occurs when combinational 
logic does not provide sufficient delay between two flip-flops. In the situation 
where a flip-flop has a large hold time, a possibility exists that after a triggering 
clock edge, data can quickly be passed from one flip-flop to the next before the 
hold time expires thus corrupting the captured state of a following flip-flop or 
latch. This error relies on timing called contamination delay which describes the 
time it takes for an element to begin changing state once activated, by either a 
clock edge or transparent state, and has the variables tCD for logic contamination 
delay and tCCQ for flip-flop/latch clock to Q contamination. The lower limit of tCD 
is shown by the equation  
tCD ≥ tHOLD - tCCQ.  (I-5) 
 From this equation, it can be seen that if tCCQ is greater than tHOLD, no race 
conditions will occur. tHOLD will be negative for many cases, allowing for the 
condition shown above to always be met. This type of error cannot be rectified by 
slowing clock speed and must be addressed by redefining logic either within the 
flip-flop or between the two sequential elements. Simply put, sufficient use of 
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buffers will increase contamination delays until hold time failures are corrected 
[1]. 
B. Space Radiation 
 Radiation is defined as “the process in which energy is emitted as particles or 
waves.” [3] When an energized particle strikes circuitry, any reaction within the 
circuit that caused by the strike is referred to as a single event effect, or SEE. 
These effects are classified as either soft errors, where circuitry has the ability to 
continue with proper operation after a period of time, or hard errors, where there 
is permanent damage or a circuit must be powered down to be corrected. There 
are three main SEE sources due to space radiation: cosmic rays, gamma rays, 
solar flares. In addition to these, plasma has the potential to affect integrated 
circuits, but due to the lower energy ranges of this source compared to the first 
three, plasma is not considered a high risk. Radiation causes soft errors in circuits 
due to by strikes by ionized incident particles to a sensitive node within a circuit 
[4]. 
 The effects cosmic rays have on integrated circuits have been observed in 
space and aircraft electronics and are considered the most important form of deep 
space radiation with circuits designed for high orbit applications. These particles 
are both very high energy and very highly ionized. The primary sources of cosmic 
rays are deep space novas and solar wind. As seen in Fig. I-6, heavy particles of 
nuclei with atomic numbers less than 25 are important in relation to an SEE type 
called a single event upset, or SEU, due to their relatively high abundance.  
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Fig. ‎I-6. Ionized particle flux by atomic number relative to Si. (After [4]) 
 Elements with atomic numbers greater than 25 are not able to persist in space 
environments, unlike smaller elements, and dissipate before they reach Earth. The 
four most important elements are hydrogen, helium, carbon, and oxygen with 
hydrogen and helium making up 94% and 5% of the total high-energy heavy ions 
found in space, respectively.  
 The Earth is protected from cosmic rays by a region in the Earth's magnetic 
field called the magnetosphere, which lies about 10 Earth radii from the Earth’s 
center towards the sun side of the planet. The shape of the magnetosphere is 
defined by solar wind, or plasma moving in the Earth's magnetic field and the 
interplanetary magnetic field. 
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 Within the magnetosphere shape, two belts of high SEU danger are formed at 
the Earth’s atmosphere edge and extend 40,000 miles into space. These regions 
were originally found by J. Van Allen and consequently named Van Allen Belts. 
The inner and outer belts consist of high energy protons and electrons, 
respectively, from trapped cosmic rays and solar wind. The belts’ particle flux is 
depicted in Fig. I-7. Stronger magnetic fields closer to the Earth trap charged 
particles within the inner Van Allen belt for longer durations than in the outer belt 
[4]. 
 
Fig. ‎I-7. Van Allen belt equatorial trapped particle flux vs. altitude. (After [4]) 
  Gamma rays, originating from interstellar space, have the smallest wavelength 
and most energy when compared to any other wave on the electromagnetic 
spectrum. Because of this, there is the possibility that electrons are ejected from 
gamma ray reactions with alpha, proton, and neutron particles in substrates, 
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causing SEUs in integrated circuits. These rays are found in radiation bursts that 
can last anywhere from seconds to minutes and often originate in either 
interstellar space or are given off by some radioactive substances [4]. 
 Solar flares cause radiation in the form of solar particle events (SPEs) that eject 
electrons, alpha particles and heavier particles into space. While the particles have 
the ability to pierce the Earth’s polar regions to low altitudes, there is a small 
probability that a significant number will be injected into the magnetosphere. 
Most solar flares do not pose a threat to spacecraft circuitry because of this. The 
X-rays that are released by solar flares do not pose a threat to spacecraft circuitry 
due to their relatively low flux levels [4]. 
C. Radiation Effects 
 Single event effects, or SEE, are caused by ionized particles striking a circuit. 
When an incident particle passes through a circuit substrate, there is a charge 
generated due to the holes and electrons that drift onto the node, as shown in Fig. 
I-8. SEEs occur when this parasitic charge exceeds the node’s critical charge 
threshold (QCRIT = CNODE*VNODE). This thesis will address two types soft error 
SEEs, single event upsets (SEU) and single event transients (SET). SEUs are 
caused by direct ion strikes inside a latch storage element while SETs are caused 
by transient, temporary voltage shifts from preceding logic. Unlike soft errors, 
hard errors (single event latchup, single event burnout, and single event gate 
rupture) created by SEEs can cause unrecoverable failures in CMOS circuitry and 
while the circuits presented in this thesis will not address solutions to mitigating 
these effects, they will be briefly discussed at the end of this section. 
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Fig. ‎I-8. Charge collection on a node due to an incident ionized particle. (After [5]) 
1) Single Event Upsets 
 When ions strike an integrated circuit, charge is deposited as the particle 
travels through the substrate. The particle’s stopping power is measured in energy 
loss per unit path length, or linear energy transfer (LET), with the units of MeV-
cm
2
/mg and plays a significant role in determining ionization energy deposited 
from the incident ionizing particle track. It is possible for high and low energy 
particles to have the same LET value [4]. 
 SEUs are caused by particles striking an integrated circuit if the charge 
collected in the substrate during the strike exceeds the critical charge threshold of 
nodes electrically connected to the incident area. Any voltage shifts may 
potentially be restored to their original value by circuitry driving incident nodes. 
However in some situations, most notably storage nodes, the charge will not be 
absorbed and an upset will occur.  
 16 
 As mentioned earlier, collected charge affects nodes at or near the strike, 
creating SEUs in storage cells in memories or latches. Fig. I-9 shows the effect of 
an ion strike within a basic latch storage node, n2, such as the one in Fig. I-2(g).  
 
Fig. ‎I-9. Simulated SEU on the storage node of a basic transparent high latch. 
 When the storage node n2 collects negative charge at 11 ns, the node voltage 
shifts down to a logic level of 0. Since the clock is low and the latch is closed, this 
fault causes n2 to switch the output of the second inverter to switch state before 
the collected charge is removed from the incident node. The inverter change 
drives n1 high and thus permanently flipping the value captured by the storage 
cell and disrupting the operation of any circuit subsequent to the faulted latch. 
Since ion strikes that will cause this error type can occur at any point in time, 
SEUs are independent of clock speed. Also, the methods through which SEUs 
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affect latches apply to memories since the storage mechanism in sequential 
circuits and many memories are identical at a schematic level. 
2) Single Event Transients 
 Single event transients, or SETs, are a type of SEE that is gaining importance 
as feature size decreases, due to their causes and methods used to repair their 
effects. The source of SETs stems from ionizing particles striking in 
combinational logic, activating devices that are in an off state. The pulse returns 
to its proper state once the circuitry driving the affected node removes any 
collected charge. Fig. I-10 shows this pulse by separating charge collection and 
diffusion sections with a reference time scale. The recovery process’s speed is 
directly proportional to node capacitance, since charge is the capacitance times the 
voltage, and the preceding circuitry’s current driving strength. Because of this 
relationship, as drive strength and node capacitance decrease with new fabrication 
processes, collected charge is becoming more and more dangerous to proper 
circuit operation. Generated voltage pulses propagate through logic until they 
either reach a closed latch, preventing any further transmission, or the pulses 
dissipate due to attenuation, which is explained below.   
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Fig. ‎I-10. SET pulse on a node due to an ionized particle strike. (After [6]) 
 SET pulse width, or tSET, is directly proportional to drive strength of the 
incident node, the capacitance of the affected node, and the amount of charge 
collected. The last of those three is related to the LET of the impinging ionizing 
particles. As mentioned earlier, drive strength directly affects the time it takes for 
collected charge to be removed from a node. Since drive strength is fixed for a 
given circuit, higher LETs will create a longer tSET. tSET has been shown to 
increase with decreasing process sizes [7][8] thus increasing the importance of 
SETs in ICs as technology processes progress.  
 Attenuation also plays a significant factor in SET propagation. While CMOS 
technology in combinational logic has the potential to decrease pulse widths to an 
inconsequential level, certain circuitry, such as transmission gates, will increase 
tSET because of the lower drive strength [9]. Pulses propagating through 
significantly long chains of combinational logic that are shorter than the clock 
pulse width will decrease in width after each subsequent gate.  The opposite is for 
pass and transmission gates. Since the drive strengths of this type of logic are 
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significantly lower than those seen in CMOS designs, charge pulses created on 
nodes driven by transmission gates will take longer to mitigate, thus increasing 
tSET for the preceding combinational logic. Longer tSET values will render certain 
hardening techniques, such as the temporal hardening to be described in Chapter 
2, useless. This issue can be bypassed by replacing transmission gates with tri-
state inverters to maintain strong drive strengths throughout the circuit.  
 SETs permanently impact circuitry when they reach a storage node around a 
closing clock edge. If an SET spans the latch setup and hold time at a clock edge, 
the incorrect value will be captured, creating an upset. Because of this, both 
longer pulse widths and higher clock speeds increase the probability of SETs 
causing upsets in sequential logic. A high clock speed SET capture example is 
shown in Fig. I-11 where an SET occurs in logic preceding transparent high latch 
with a schematic similar to that shown in Fig. I-2(g). 
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Fig. ‎I-11. Simulated SET on the input node, D, of a basic transparent high latch. 
The transient plot shows the SET reaching the latch input pin, D, at 9.6 ns and 
persisting across the falling clock edge. Since the storage node closes while 
capturing the incorrect SET value, the latch drives the output at an incorrect value 
for half a clock cycle before the rising clock edge re-opens the latch and the next 
value is passed to the storage node. 
D. Hard Errors 
As with SEUs and SETs, the origin of hard errors is based in a single ion strike 
and subsequent charge collection at various locations in a circuit. Single event 
latchup (SEL) is caused when an incident ion turns on the cross coupled, parasitic 
bipolar transistors that are inherent in any CMOS configuration due to the PNPN 
and NPNP setup. While these parasitic BJTs are in a high impedance mode when 
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the circuit is in a normal operating mode, once the parasitics are turned on, high 
current flow can thermally destroy the transistors unless power is removed from 
the device [10]. The final two SEEs discussed, single event burnout (SEB) and 
single event gate rupture (SEGR), are usually found in power devices since both 
require high current levels passing through the devices but have also been seen in 
CMOS design. SEB occurs when a heavy ion causes a FET to enter second 
breakdown and, as with SEL, the device can be thermally crippled if not quickly 
stopped. SEGR is often seen simultaneously with SEB and also results in 
transistor failure. This event occurs when conduction between the gate and 
channel regions causes the insolating gate dielectric fails [11]. 
E. Conclusions 
In this chapter, basics for CMOS latch and flip-flop implementations were 
explained along with the introduction of space radiation and the effects that 
ionizing particles have on integrated circuits. In the remainder of this thesis, 
techniques to mitigate these SEE radiation effects and implementations of these 
techniques will be described. Chapter 2 will review multiple radiation mitigation 
techniques, describing viable applications for each one. Chapter 4 depicts the 
usage of two of these methods in an innovative flip-flop design. Finally, this flip-
flop will be compared to an unhardened D flip-flop and two other hardened flip-
flop designs for a visualization of how radiation hardening affects circuit 
operation, size, and power consumption. 
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II. RADIATION HARDENING TECHNIQUES 
A. Introduction 
 Radiation hardening techniques used in chip design fall into two main 
categories: process hardening and radiation hardening by design (RHBD). Process 
hardening techniques allow for a more compact design when compared to RHBD 
on equivalent process sizes. However, current hardened processes are 
substantially larger than current industry standard processes, while RHBD 
techniques allow current designs to scale with future process sizes. For this 
reason, RHBD implementations are necessary for modern processes to be utilized 
in hardened circuits.  
 All hardening techniques have their individual pros and cons and should be 
selected depending on the application.  This chapter will review various hardening 
techniques, focusing specifically on two techniques called temporal hardening and 
node interlocking. 
B. Process Hardening Techniques 
1) RC Hardening 
 Process hardening is proving to be the most effective method of minimizing 
certain single event effects. However, the technologies that utilize these methods 
are still large, power hungry, and slow compared to the current industry standards 
for circuit design. 
 Fig. II-1 shows resistance between nodes in a bi-stable memory cell and 
illustrates the gate capacitances provided by the transistors as independent 
capacitors.  
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Fig. ‎II-1. Schematic showing a storage node with resistances separating driving devices and 
capacitances attached to the transistor gates. (After ‎[13]) 
 
 In this figure, the resistances are thin film resistors that have minimal area 
impact in the cell layout. This keeps the diffusion area low to minimize the 
locations charge collection can occur. This method's validity has been shown 
through analysis made by Hoang on this cell type  [13]. 
 In addition to the gate capacitances, metal-insulator-metal capacitors 
(MIMCAPs) can be integrated into designs to create better RC decoupling (for the 
minimization of current spikes [1]) and increasing a circuit’s resistance to SEUs. 
These MIMCAPs are becoming more influential as the latest technologies 
decrease the node capacitances. Similar to other RC circuits, this hardening setup 
creates a low pass filter that nullifies all high frequency pulses, such as those seen 
during SETs. This enables RC hardening in the technology and eliminates any 
sensitivity to low LET levels  [13]. 
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2) Magnetic Tunnel Junction Hardening 
 Similar to RC hardening, the more complex magnetic tunnel junction (MTJ) 
hardening spaces critical nodes through micro-scale discrete components. The 
junction is created by separating two ferromagnetic metals with a dielectric layer 
 [14]. In this configuration, the insulating dielectric is so thin that electrons and 
holes are able to create a tunneling current between the two metals. The current 
direction depends on the magnetization orientation in the metals and can be 
modified by applying a magnetic field, creating a tunneling magneto-resistance 
across the junction  [15]. 
 When applying this technology to radiation hardening, the tunneling current 
quickly removes any collected holes or electrons due to ion strikes from nodes, 
allowing for immediate SET and SEU mitigation. An example magnetic hardened 
latch schematic and the particle strike simulation corresponding to the schematic 
are shown below. 
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Fig. ‎II-2. Schematic for a dual-MJT latch cell. (After ‎[16]) 
 
Fig. ‎II-3. Simulated SET on dual-MJT bi-stable memory cell. (After ‎[16]) 
 In Fig. II-2, the varistor-like symbols, labeled MTJ1 and MTJ2, represent the 
two MTJs needed to harden the latch. However, if the dielectric layer is damaged 
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by an incident particle, the magneto-resistance value drops and any hardening 
benefit provided by the MTJs is nullified  [16]. Also, like the resistors used in RC 
hardening, MTJs create a low pass filter that limits magnetic hardening use to low 
bandwidth applications. 
C. RHBD Techniques 
1) Redundant Latches 
 Triple modular redundant, or TMR, latches and flip-flops mitigate SETs and 
SEUs through employing spatial hardening by creating multiple critical nodes and 
physically separating them via layout. This requires the desired circuitry to be 
placed in triplicate and the sequential logic outputs to be voted on by circuitry 
such as a majority voter. In this system, if an ion strike effects one of the three 
circuits, the proper values from the other two circuits will remove the incorrect 
logic level through the use of a majority voter, shown in Fig. II-4.  
 
Fig. ‎II-4. Majority voter schematic with inputs A, B and C, along with output pin Y. 
 The majority voter is a CMOS gate that compares three input logic values and 
outputs the value that two or more inputs agree on. The truth table for this element 
is shown in Table I. As you can see, the gate passes the inverse of whichever logic 
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value controls the inputs' majority thus providing hysteresis for any circuits 
preceding the gate.  
TABLE I 
MAJORITY VOTER TRUTH TABLE 
A B C Y 
0 0 0 1 
0 0 1 1 
0 1 0 1 
0 1 1 0 
1 0 0 1 
1 0 1 0 
1 1 0 0 
1 1 1 0 
 
 There are significant size and power penalties when utilizing TMR techniques. 
The obvious increases from an unhardened flip-flop are seen with the three 
parallel unhardened circuits that are required to properly function in a hardened 
state, plus three additional majority voters, one for each output. A block schematic 
displaying a triple redundant flip-flop implementation is shown below. 
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Fig. ‎II-5. Block Diagram showing TMR setup. 
 Every input signal is triplicated before the unhardened flip-flop to minimize 
multiple D-inputs from reacting to SETs. Note that the same clock signal drives 
all three latches. This implies that the design is not hard to clock SETs since a 
glitch on the clock can cause all three flip-flops to pass a logic value prematurely 
and causing an upset. TMR designs can rectify this fault by generating three 
separate clocks, one for each logic copy. 
 While dual modular redundancy has been tested as a lower power and compact 
size alternative to TMR, additional techniques, such as temporal hardening or 
interlocking, are required to make dual redundancy effective  [17]. Because of this, 
dual redundancy is primarily used as an error detection method while correction 
circuits are designed in TMR. 
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2) Temporal Hardening 
 Temporal hardening is also an extremely popular RHBD approach. Instead of 
physically separating critical nodes and creating multiple circuits, as done in 
TMR, this technique creates temporal redundancy by separating nodes through the 
use of delay elements  [18]. Delay elements provide a tδ propagation delay from 
the input, A, to the output, Y. Temporal redundancy can be used in both dual and 
triple redundant forms. A triple temporally redundant latch schematic is shown 
below in Fig. II-6 and the flip-flop described as the CTDFF in Chapter 5 shows a 
dual temporally redundant implementation.  
 
Fig. ‎II-6. Temporal latch depicting temporal redundancy with majority voters. Delay elements are 
marked by . (After ‎[19]) 
 
 The bi-stable memory cell consists of an inverter and a feedback majority voter 
whose inputs are temporally separated by 0, 1tδ and 2tδ delays. The tδ value is 
chosen to exceed the maximum SET duration that the circuit is expected to 
encounter. This insures that any pulse shorter than tδ seen by the nodes Mb, MDb, 
and MDDb will not reach the majority voter inputs at the same moment and 
consequently, the latch will mitigate SETs less than that length.  
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 Fig. II-7 depicts this technique's SET mitigation process. In this simulation, an 
SET occurs at the input node, D, while the latch is transparent. The nodes MD, 
MDb and MDDb pulse for a 400 ps duration after 0, t, and 2t respectively. At no 
point does the SET value occur on two voter input nodes so the latch output, Q, 
and the storage cell, never changes state. 
 
Fig. ‎II-7. Simulated SET on D mitigated by a triple redundant temporal latch. 
 To improve on both size and speed, the majority voters can be replaced by 
Muller C-elements. The C-element is also a hysteresis device and will be more 
thoroughly described at a schematic level in Chapter 4. This two input device has 
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the same function as the majority voter where there must be an agreement 
between the inputs in order for the element to change state. This allows the C-
element to provide hysteresis when the input nodes are temporally separated  [20]. 
The state table for a C-element is shown in Table II where the output state "X" 
denotes an instance when the C-element is tri-stated and the output is floating in 
the previous logic state.  
TABLE II 
STATE TABLE FOR MULLER C-ELEMENTS 
A B Y 
0 0 1 
0 1 X 
1 0 X 
1 1 0 
 
 Only one tδ delay element is required to temporally separate the gate inputs 
since there are two inputs on the C-element. This allows a size decrease of two 
delay elements and eight transistors when using a C-element configuration in the 
same storage cell described with the majority voter. The temporal flip-flop design 
proposed in this thesis will use a C-element configuration for the storage nodes in 
both the master and slave latches. Driving two C-element inputs with two other C-
elements has also been shown to provide an effective method to incorporate 
redundancy into temporal designs  [21].  
 In most cases, temporal designs are only hardened to single SETs or SEUs. If 
multiple pulses simultaneously affect critical storage nodes, such as the two C-
element inputs, upsets can occur. Additionally, in the event that multiple transient 
pulses combine to create a pulse with duration exceeding t, the input nodes for 
the C-element will capture an incorrect value and the memory cell will switch 
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states, causing this hardening technique to fail  [22]. Also, a fault will occur if two 
pulses reach the C-element/delay element combination with a t separation. This 
error is shown via a transient simulation in Chapter 4. 
 As mentioned in the previous chapter, as fabrication processes scale down to 
deep sub-micron levels, e.g. 0.13 m feature size, the amount of charge needed to 
switch logic states decreases with the lower node capacitances found on smaller 
transistors. Coupling this effect with lower drive strengths, which increase the 
amount of time a CMOS element takes to remove collected charge, further 
increases the SET duration. Smaller node capacitances and lower operating 
voltages increase the SET pulse width  [23]. Thusly, smaller processes and lower 
operating voltages will require larger t separation on critical nodes.  
 Similarly to TMR, temporal hardening implementations have a severe penalty 
in both size and power. A majority of these costs stem from the delay elements 
providing the temporal separation. Therefore, to create a low power, compact, 
temporally hardened circuit, special attention must be provided when designing 
the delay elements. Since current fabrication processes are built for increasingly 
high clock speeds, it is necessary to deviate from normal CMOS design. To create 
an ideal delay element, the internal circuitry should have low drive strength with 
high capacitance nodes. Ideally the circuit should also be non-inverting from the 
input to the output. The low drive strength inverters are generally created through 
two methods: either using current starved inverters, whose schematic is shown in 
Fig II-8, or by decreasing the transistor width. 
 33 
 
Fig. ‎II-8. Current starved inverter schematic. (After ‎[19]) 
 The simulation shown in Fig. II-9 details a step in drive strength, by transistor 
width from 185 nm to 1 m, vs. delta delay for the four inverter combination 
described in Chapter 4. Notice that as the transistor drive strength decreases, t 
increases at a non-linear rate. 
 
Fig. ‎II-9. Delays provided by a  delay element while varying drive strength through transistor 
width. 
 
 Placing capacitors between inverters with minimum drive strengths maximizes 
the delaying effect of the minimized transistor sizing. Fig. II-10 shows the delay 
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element t over a capacitance range, in transistor gate lengths, from 130 nm to 500 
nm. While sizing the capacitors at various gate lengths does affect t, varying this 
parameter is linearly proportional to t and therefore provides a smaller impact to 
propagation times than decreasing the driving inverter width. 
 
Fig. ‎II-10. Delays provided by a  delay element while varying capacitor size by transistor length. 
 
 While these trends can be used to significantly increase the delays provided by 
 delay elements, there are limits to how small inverter drive strength should be. 
Since the time it takes to remove collected charge is proportional to drive strength, 
decreasing the transistor size in the delay elements will increase the induced tSET 
from any ion strike. 
 Delay elements should not be the weakest link in a CMOS logic chain when it 
comes to collected charge removal and therefore drive strengths should have 
lower limits equal to the lowest drive strength in a process library. For the design 
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feature size presented in this thesis, that level is equivalent to a NAND4 gate, or 
185 nm NMOS width. 
3) Dual Interlock Storage Cells 
 Local redundancy, or interlocking, utilizes feedback storage nodes to mitigate 
SEUs. A dual interlock storage cell, or DICE, latch consists of eight interlocked 
inverters but can be simplified down to eight transistors, four PMOS and four 
NMOS, as shown in Fig. II-11[2]. The feedback paths in this design insure that 
single node upsets are quickly corrected. At least two storage nodes in the latch 
must be driven by inputs in order for the latch to write properly. This combats the 
interlocking feedback paths from fighting latch input signals. All four storage 
nodes can be written at once to improve write speed  [24]. Implementing DICE 
latches in layout provides a compact, low power design. 
 
 
Fig. ‎II-11. DICE latch schematics showing the simplified 8 transistor version (b) with PMOS pass-
gate inputs. (After ‎[25])  
 
 Fig. II-12 shows a simulated charge collected on the DICE storage node X0 
while the latch is closed. The node goes low for tSET and is then driven high by the 
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value from X3. X3 is not affected by the SET because it is driven by the nodes X2 
and X0. In this example, when X0 goes to a low logic value, X3 is floating and 
does not change state. The charge stored on the capacitance connected to X3 by 
transistors MP1 and MN3 is enough to keep X3 at its proper value for tSET. 
 
Fig. ‎II-12. SEU prevention in a DICE latch. 
 The DICE latch is not immune to upsets via multiple node charge collection. 
This drawback in the design also requires that the storage nodes X0-X3 are 
protected from charge sharing at both the inputs and the latch outputs. This can be 
achieved by simply adding inverters at the input and output pins. Additional 
hardening can be applied by spatially separating the storage nodes to decrease the 
probability of multiple node charge collection from a single ion strike, which has 
been shown to cause upsets even at low LET  [26]. 
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 A second common failure with this latch design arises when an SET occurs on 
the input nodes and spans across a clock edge that closes the latch. This event 
causes the latch to store the incorrect SET logic value until the latch becomes 
transparent at the following clock edge. The time around the clock edge where an 
SET seen on the input has the potential to upset the latch is referred to as the 
"window of vulnerability," and this window is fixed for a given DICE flip-flop 
design. 
 While the most basic version of the latch is constructed using CMOS inverter 
topologies, other derivations, such as a NAND or C-element design, have been 
shown to provide similar hardening  [20] [27]. Local redundancy can also be 
modified to supply both hardened set and reset signals as well as hardened scan 
options  [28]. However, charge back writing and SET issues persist with all these 
added input pins. Designs that simplify the four storage node interlocking down to 
two interlocked storage nodes and a third state node have also been shown to 
mitigate SEUs efficiently  [29]. 
4) Charge Sharing, Schmidtt Trigger, and Other Methods 
 Other designs combine the TMR, temporal and DICE latch hardening 
techniques in more exotic methods, such as charge sharing and sense amplifier 
(SA) hardening  [30]. Schmitt triggers are also introduced in a few new designs for 
additional hardening methods. Each scheme has its own pros and cons, making 
them amenable for varying applications.  
 Unhardened charge sharing flip-flops provide smaller designs than a CMOS 
implementation and are based on charge being stored on the small capacitances 
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from transistor source and drains  [31]. Fig. II-13 shows a simple schematic of this 
type of flip-flop. 
 
Fig. ‎II-13: Unhardened charge sharing flip-flop schematic. (After ‎[31]) 
However, hardening by this technique requires redundant charge sharing flip-
flop implementations, up to five iterations, creating a very large and fast circuit. 
The cross coupled differential inputs and outputs found in charge sharing flip-
flops increase the design vulnerability to SEUs due to strong positive feedback. 
Since this design relies on node capacitance for data storage, the charge sharing 
flip-flops effectiveness will not hold with future process sizes.  
Fig. II-14 shows a schematic representing the redundancy required for a 
portion of a charge sharing flip-flop.  
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Fig. ‎II-14. Schematic portion of current-sharing hardened flip-flop. (After ‎[31]) 
 The schematic shown only depicts about 20% of the entire hardened flip-flop, 
thus implying how large circuits hardened by this technique can become.  
 SA latch designs have also been integrated into high speed radiation hardened 
flip-flops. While the unhardened version provides a compact design, hardening 
with this technique requires redundancy. This substantially increases the circuit 
size while maintaining the high circuit speed. A second option is to integrate an 
SA master latch with a hardened slave latch, such as a DICE topology  [30]. This 
method does not rely on device size or capacitance and will scale with future 
technologies  [32].  
 A third exotic RHBD hardening technique example integrates a Schmitt trigger 
into a latch's storage cell. The large hysteresis provided by these CMOS elements 
helps mitigate transient pulses of a specific voltage  [33]. Additionally, Schmitt 
triggers harden cells by adding both capacitance and drive strength to storage 
nodes, decreasing the effect that collected charge has on a circuit. The schematic 
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shown in Fig. II-15 displays a method to incorporate the Schmitt trigger into a 
latch.  
 
Fig. ‎II-15. Schmitt Trigger based latch. (After ‎[34]) 
 With this design, the hysteresis and increased node capacitance will only 
provide protection against limited SET pulse heights. Additional hardening 
techniques must be implemented for higher collected charge levels  [34]. This 
design is also vulnerable to clock node ion strikes. 
 There are two additional commonly used hardening techniques. The first is 
high capacitance hardening. In this method, large nets, such as the clock, have 
been found to be immune to ion strikes because of the high charge levels already 
stored on the connected nodes in addition to the high QCRIT intrinsic to large 
capacitances  [35]. The amount of charge collected during a strike will be 
negligible and no SETs or SEUs will affect the circuit's operation. This technique, 
however, does not allow for buffers to be used that would lower the node 
capacitances. 
 41 
 Secondly, implementing a layout technique called spatial hardening can 
decrease the probability that SETs and SEUs occur in circuits. By physically 
spacing critical nodes, the chance of a single ion strike affecting multiple critical 
nodes decreases substantially. Minimizing multiple node charge collection will in 
turn reduce the likelihood of upsets occurring. 
D. Conclusions 
 While all the RHBD techniques described independently solve various issues 
that circuit designers are faced with when addressing hardened designs, none of 
them provide a perfect RHBD solution when compared to unhardened circuit 
design through power, size and speed. For example, the completed SET and SEU 
hardness of a temporal latch requires high power, low speed, and large circuit 
applications, while a DICE latch sacrifices the SET hardness for a low power, 
compact design. Technique combinations have been created for specialized 
applications. The delay-filtered DICE latches, one proposed by Naseer and Draper 
and another proposed by Blum and Delgado-Frias, combines temporal and 
interlocked hardening in one latch to create a latch that is smaller and faster than a 
strictly temporal design while increasing the size and hardening from a solely 
DICE latch implementation  [36] [37]. Similarly, Mavis and Eaton combined TMR 
techniques with temporal delays to create a temporal sampling latch that mitigates 
SETs and SEUs high clock speeds  [18].  
 Hardened processes must also be fit to specific applications since they 
generally sacrifice size and power consumption for SET and SEU immunity. 
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Resistance hardening offers a rugged magnetic hardening version, but is not 
available on current processes sizes, thus limiting this technique's uses.  
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III. VERILOG-A MODEL SIMULATING SET AND SEU 
A. Introduction 
 Accurately simulating the effects of ionized particles striking a circuit is 
critical when verifying a circuit’s radiation hardness before beginning physical 
production. In many cases, the use of standard CAD simulation elements does not 
sufficiently emulate how a circuit reacts in a radiated environment. While 
complex models have been developed to depict radiation effects involving 
variables such as semiconductor defects  [38], charge cloud shape vs. time  [39], 
and formulas for the drain currents initiated by charge collection  [40], circuit 
simulations do not usually require this level of detail. 
Conversely, simply modeling charge collection through the use of a current 
source does not suffice. As shown in Fig. I-10, the transient charge collection due 
to an ion strike is not constant or linear, but creates a peak and then decays at an 
exponential rate. Also, the idealities of a perfect current source, such as infinite 
internal impedance, make it impossible to properly model charge collection. For 
example, if a current source is connected between one inverter’s output and a 
second inverter’s input, there will not be a continuous voltage value across the 
node connecting the two inverters.  
Because of these reasons, a unique Verilog-A model was created to insure an 
accurate representation of charge collection on nodes during an ion strike. An 
ideal simulation would show a specified amount of either positive or negative 
charge being quickly ejected onto a node. This can be done through either 
modulation of voltage or current.  
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 The model described in this chapter mirrors the load from a charged capacitor 
onto a node through current at a time specified by the user. Similar to the SPICE 
model presented by Fjeldly ‎[41], this model is current based. As mentioned in the 
previous chapter, SET length is determined by the circuitry driving the node and 
the amount of charge collected on the node. In this model, the amount of charge 
collected is set by Q = C*V where C is the capacitor value and V is the initial 
condition voltage across the capacitor. As an example, a minimum sized inverter 
in the 130 nm process used for the design of the flip-flop described in the 
following chapter requires 300 ps to remove the charge from a 25fF capacitor 
charged to 1.2 V.  
B.  Verilog-A Code 
 The code for a negative charge ion strike model is as follows: 
// VerilogA for Temporal_FF_v2, SETLowSim, veriloga 
`include "constants.vams" 
`include "disciplines.vams" 
module SET(p, n, cp, cgnd, vtime); 
parameter R=1.0 from (0:inf); 
parameter real iout_min = 0; 
parameter real iout_max = 1; 
electrical p, n, cp, cgnd, vtime; 
real vin, vout, iout; 
 analog 
 begin 
    vin  = V(p, n); 
    vout = V(cp, cgnd); 
//SET begins when vtime is set to 1 
 if(V(vtime,cgnd) == 1) 
    begin 
    iout = vin * vout * R; 
    // limit the current to be positive 
    case (1) 
       iout < iout_min : iout = 0; 
       iout > iout_min : iout = iout; 
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    endcase 
// inject the current to the target node 
    I(p, n) <+ iout; 
// subtract the same current from the capacitor  
// acting as the charge reservoir 
    I(cp, cgnd) <+ iout; 
// current should end when the reservoir runs out  
 // of charge 
 end 
end 
endmodule 
 The operation of this model is straight forward. When the value of vtime (set 
by an external voltage source) equals 1 an external charged capacitor attached 
across cp and cgnd beings to discharge. The current created by the discharging 
capacitor is mirrored between the terminals p and n. Once the capacitor has fully 
discharged, the current coming out of node p also ceases to flow and the simulated 
charge collection has ended. 
 A couple modifications need to be made in order to generate a positive SET 
pulse that does not extend past VDD. This can be done by setting the output 
currents with the lines: 
I(p, n) <+ ((vin-vdd)*vout*R); 
I(cp, cgnd) <+ -((vin-vdd)*vout*R); 
 
where "vdd" is a parameter set at the VDD voltage for the process being simulated. 
This current will be negative until vin reaches VDD, at which time the current is 0 
A. Similarly, the current drawn from the capacitor must be set as the negative of 
I(p, n) so that charge is removed instead of added. 
 For positive charge SET simulations, the positive pulse can be emulated by 
adding an inverter to the pin being tested and simulating a negative SET. This 
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creates a positive pulse on the input pin of the circuit and created the waveform 
shape that would be generated by logic preceding the flip-flop inputs. The 
simulations requiring a positive voltage SET pulse in this thesis were conducted 
using this method. An example of this simulation is shown in the next chapter. 
C. Implementation And Simulation 
 The model is not designed to be a standalone simulation element and two 
peripheral circuit elements must be used. The first is the pre-charged reservoir 
capacitor that is attached across the cp and cgnd terminals. This capacitor 
determines the amount of charge being injected into the node, and consequently 
the SET duration. Secondly, a VPWL source was used to set the vtime pin to easily 
adjust the point in time when the pin reaches 1V and the SET begins. The p 
terminal drives the only output pin, P, which is connected to the circuit being 
simulated. The full SET circuit used to run the Verilog-A model is shown below 
in Fig. III-1. 
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Fig. ‎III-1. Schematic setup showing the Verilog-A model's peripheral circuitry. 
 For the following simulations, the capacitor value used is 33 fF, creating a tSET 
of about 400 ps. Vtime is a parameter to be set in simulation which determines 
when the simulated SET begins. The first simulation in Fig. III-2 depicts an ion 
strike in a chain of inverters originally affecting the node n1, pulling the node 
down to 0 V for 400 ps. Nodes n3 and n5 are separated from n1 and themselves 
by two inverters and show how the induced negative voltage propagates through 
the chain. Note that in this instance, once the collected charge is removed, the 
values of n1, n3, and n5 return to their original state. This pulse will continue to 
flow through combinational logic until a closed sequential element stops the 
pulse, or attenuation decreases the effect of the SET to inconsequential levels. 
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Fig. ‎III-2. Simulated SET propagating through chained inverters. 
Fig. III-3 shows the effects of charge collection in a bi-stable memory 
element. The node n2 collects negative charge at 9 ns and drives the node n1 high. 
After one gate delay, or about 25 ps, n1 begins to maintain 0V. Since the inverter 
drive strengths and charge well capacitor size are the same as in the SET example, 
we can see from Fig. III-2 that it would take the inverter driving n2 about 400 ps 
to remove the collected charge. However, an upset occurs since the cell flips after 
only one gate delay. At this point the memory cell will continue to supply the 
incorrect value, thus an SEU has occurred.  
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Fig. ‎III-3. Simulated SEU in a bi-stable memory cell. 
D. Conclusions 
 As mentioned earlier, it is imperative that circuits undergo proper testing to 
verify radiation hardness through simulation. The Verilog-A model described in 
this chapter provides a quick simulation of how charge collected on specific nodes 
affects circuit simulation. This model will be used to accurately simulate the 
charge collected on nodes during ionized particle strikes for all the examples in 
Chapters 4 and 5.   
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IV. TEMPORAL FLIP-FLOP 
A. Introduction 
 SETs on clock and control nodes, e.g., reset, have been shown to cause issues 
for RHBD circuits  [20]. The C-gate DICE flip-flop presented by Matush, et al. 
 [19] is an example of this drawback since the design presented in that paper is not 
hard to SETs on the clock node. Issues that arise when hardening set and reset 
signals focus mostly around asynchronous controls. In the event that an SET 
propagates to an asynchronous enable node, the effect has the potential to bypass 
any hardening in the flip-flop and continue to logic following the sequential 
element. The temporal flip-flop (TFF) presented in this chapter combines two 
temporal latches and provides hardness against SETs on the control signals and 
input nodes, as well as SEUs on the internal nodes. The storage cells for both the 
master and slave latches in this design have identical configurations. This chapter 
will show that the design has been comprehensively simulated to justify the 
validity of the circuit configuration used to harden both latches. This flip-flop is 
then compared through power and size analysis to an unhardened D flip-flop 
provided by the foundry. Finally, results from the TFF being placed in the 
synthesis and APR design flows will be presented and explained. 
B. Circuit Design 
 The C-element was created by David E. Muller in 1959. This circuit has “n” 
inputs and as mentioned before, does not change state until all inputs supply equal 
logic levels, thus providing hysteresis until all inputs agree. The CMOS 
implementation for a two input C-element is shown in Fig. IV-1(a). While the 
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hardening benefits of this device were discussed in Chapter 2, the C-element is 
more regularly found in asynchronous design as a stabilizing element and a 
synchronizer for propagating logic. 
 The C-element used in the temporal flip-flop uses this two input configuration 
and has the symbol shown in Fig. IV-1(b). When the input pins, A and B, both 
have the logic value of 0 (1), the output pin, Y, will be at a logic state of 1 (0). In 
the event that A and B do not provide the same value, the C-element will be in tri-
state mode and Y will float. In this state, the voltage level of Y has the possibility 
to slightly shift down from logic 1, or up from logic 0, due to charge sharing 
between the stacked transistors. This phenomenon is shown in the simulation 
section below. However, the magnitude of this shift is not great enough to switch 
the logic state of C. 
 
Fig.  IV-1. (a) expresses the schematic of the Muller C-element and (b) shows the symbol 
designating C-element placement in a schematic 
 
 The temporal flip-flop utilizes one C-element in the storage nodes of both the 
master and slave latches. As mentioned before, temporal hardening provides 
separated nodes by creating a minimum pulse width of tδ that can affect the latch 
state. In the TFF, this hardening is provided by separating the C-element inputs, 
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MHold and dMHold using a δ delay element. This creates a dual redundant 
hardening and directly prevents SETs from propagating on the input node or 
control signals. 
 The δ delay element employed in this design consists of four inverters 
separated by two large capacitances, as shown in Fig. IV-2. The inverters were 
sized to provide the minimum drive strength in the fabrication process’s standard 
cell library. This practice is completed to insure that the drive strengths within a 
delay element will not create SETs longer than those generated anywhere else in 
the design, since the current driving capabilities of circuitry directly affects the 
rate at which any collected charge is removed after an ion strike. As previously 
mentioned, in this process this drive strength is the equivalent of a NAND4 gate, 
or an NMOS width of 175 nm. Since this drive strength requires the transistor size 
of the inverters to be less than the minimum width allowed by the process, each 
inverter consists of two stacked NMOS and PMOS transistors of 380 nm and 760 
nm width respectively. These inverters use the same device length, 130 nm as the 
rest of the circuit to allow for scalability with process corners, i.e. fast-fast or 
slow-slow. Capacitance sizes were calculated per the explanation of delay element 
design in Chapter 2. The large capacitances consist of NMOS and PMOS 
transistors, each with a gate length of 400 nm. The widths of these two devices are 
at the maximum width allowed in the standard cell height of 3.69 m which is 
1.04 m for PMOS and 855 nm for NMOS. The capacitances, coupled with the 
low drive strength of the inverters, increase the amount of time it takes to change 
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the state of the δ delay element. At VDD = 1.2, this configuration provided a tδ of 
412 ps, or the approximately the same time as 18 minimum sized inverters.  
 
Fig. ‎IV-2. Schematic of delta delay element used in the temporal flip-flop. 
The full master/slave TFF schematic is shown in Fig. IV-3. The master 
and slave latches are noted by the dashed lines. Both latches are nearly identical at 
the schematic level with the outputs being driven from different nodes, i.e. the 
slave node for the master latch and the hold node for the slave latch. 
 
Fig. ‎IV-3. Full schematic of master/slave temporal flip-flop. 
 The feedback loop for each latch consists of an inverter, to complete the 
feedback loop, followed by a feedback δ delay element, to protect the latch from 
SEUs on the storage node. In the event that the latch is closed and an SEU occurs 
on the setup nodes, labeled MSetup and SSetup in the full TFF schematic shown 
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in Fig. IV-3, the feedback delay allows the C-element to recover the setup node to 
its original value before it begins to tri-state.  
 A simulated example of the SEU that would be caused if the feedback delay 
element was not present is shown in Fig. IV-4. When charge is collected on 
MSetup, and the latch is closed, the nodes MHold and dMHold switch with a 
separation of t. Since the C-element tri-states while MHold and dMHold 
represent opposite logic values, the charge collected on MSetup is not removed. 
When the incorrect high logic value propagates through the hold node delay 
element, an upset occurs. 
 
Fig. ‎IV-4. Simulated SEU if the TFF latch feedback loops were missing the delay element. 
 The inverter INVBW, located between node MSetup and the slave latch input 
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node SD2, prevents charge sharing failures due to back-writing from the slave 
latch to the master. This back-writing can occur when a high logic level on the 
slave node SHold is connected directly via a transmission gate to a low logic level 
on MSetup in the event that the clock changes while the master latch C-element is 
tri-stated. For example, consider the case where the inverter INVBW is not 
included. If an SET disturbs either MHold or dMHold, the C-element in the 
master latch tri-states, floating MSetup. While the clockis high, the voltage on 
SHold would write back to MSetup, potentially flipping the master storage node 
before the SET pulse is mitigated and the C-element begins to drive node MSetup 
once again. 
 An example of the back-writing fault in a design missing INVB is shown in 
Fig. IV-5. In this simulation, an SET of tSET = 400 ps reaches the node MHold 
about 600 ps before the rising clock edge. Initial conditions of the simulation set 
SHold high, and MSetup low. Since the pulse passes through the first delay 
element before the clock edge, the master latch C-element is tri-stating when the 
slave latch becomes transparent. As mentioned before, when the C-elements are 
tri-stated, the setup nodes are floating. This allows the charge from SHold to write 
back to MSetup, flipping the logic level of the node. From the transient plot, you 
can see that after one t, MFdbk goes low, and since MFdbk drives MHold when 
the clock is high, MHold also goes low. This causes the master latch C-element to 
tri-state for another t instead of driving MSetup back low. Since the feedback 
path of the master latch has stabilized in the incorrect state, MHold will stay low 
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and the incorrect value is captured, causing an upset.  
 
Fig. ‎IV-5. Simulation of an SET creating a charge feedback error. 
 Additional circuitry in the temporal flip-flop consists of an input inverter, 2:1 
transmission gate multiplexers in both latches, and output inverters to generate 
complementary outputs Q and QN. The output inverters for this design have 
increased drive strength that is 4 times that of a minimum sized inverter for the 
process. The multiple of four stems from the maximum amount of capacitance a 
driven node can attach to CMOS gates and still quickly switch state. The 
increased output drive strength minimizes the loading effects of high capacitance 
nodes that the flip-flop may be driving. 
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C. Simulation 
 The TFF was comprehensively simulated to confirm the validity of the circuit’s 
hardening against SETs and SEUs. The Verilog-A model described in Chapter 3 
was used for all the simulations in order to insure that an accurate representation 
of an ion strike’s effects was applied to the circuit. 
 Fig. IV-6 shows the standard operation for the temporal flip-flop in a rising 
edge triggered configuration. When the clock is low the nodes MHold and 
dMHold switch, following the inverse of D, with a separation of tδ. While these 
nodes are not equal, the master C-element tri-states, displaying the slight voltage 
shift on MSetup mentioned above. MSetup transitions once MHold and dMHold 
agree. When the clock goes high, the slave latch becomes transparent the slave 
latch storage node is written and Q will switch after the delays of one transmission 
gate and one inverter. Similarly to the master latch, the node SSetup will not 
stabilize until the nodes SHold and dSHold agree after one tδ. This simulation was 
completed with a 250 MHz clock frequency at a VDD = 1.2 V. Using the Synopsys 
tool NCX, which will be described below, hardened tSETUP and tHOLD times were 
found to be 853 ps and -59.9 ps respectively. tCLK2Q for the TFF was found as 133 
ps. 
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Fig. ‎IV-6. Simulation of operation with temporal flip-flop at 250 MHz. 
 Fig. IV-7 shows the flip-flop operation in the event an SET occurs on the input 
node, D. In this simulation, D is pulled low by an SET 400 ps in pulse width, or 
tSET, when the master latch is open (clock is low). MHold goes high for 400 ps 
and drives the delay element to switch dMHold high after tδ. However, since 400 
ps is less than tδ in this design, the nodes MHold and dMHold will not agree 
within the duration of the SET induced high value. The pulse is then mitigated by 
the C-element/delay element combination and the master storage cell does not 
flip. For the duration of the disagreement between MHold and dMHold, the node 
MSetup decreases in voltage while the C-element tri-states but does not switch the 
logic level.  This simulation was also run at VDD = 1.2 V. 
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Fig. ‎IV-7. Simulated SET on input node D, showing mitigation potential of the temporal flip-flop. 
 The third simulation, shown in Fig. IV-8, expresses the necessity of the 
feedback delay element by creating a pulse on SSetup. At t = 5 ns, a pulse is 
created on SSetup of 400 ps. As this pulse travels to SHold and dSHold, there is a 
delay of one t, allowing the deposited charge to be removed from SSetup. It is 
imperative for collected charge to be removed from SSetup before SHold and 
dSHold switch logic values causing the C-element to tri-state, in order to prevent 
propagation of the incorrect state to both sides of the latch, avoiding an SEU.  
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Fig. ‎IV-8. Simulated SET on SSetup 
 Finally, a simulation depicting the TFF’s hardness to SETs on the clock node is 
shown in Fig. IV-9. In this simulation, the slave latch is originally closed until an 
SET of tSET = 400 ps glitches the clock high, temporarily making the slave 
transparent. Since the value stored in the slave is the opposite of what is stored in 
the master latch in this simulation, a pulse is passed from the master latch to the 
slave latch for the duration of tSET. The SET will be less than t and the value 
passed prematurely from the master to the slave will have a pulse width of tSET. 
SHold and dSHold will never have this pulse’s value at the same moment in time 
and therefore the C-element will not switch SSetup, thus preventing an SEU. 
However, because Q and QN are generated directly from SHold, the outputs will 
glitch for the duration of the SET. 
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Fig. ‎IV-9. Simulation of an SET on the CLK node. 
D. Physical Design 
 The physical design of this flip-flop was implemented in the TSMC 130 nm 
fabrication process. Following  [19], vertical interleaving was employed between 
four flip-flops to create a multi-bit cell. The use of vertical interleaving spaces 
critical nodes to decrease the probability of simultaneous, multiple node charge 
collection while maintaining high transistor density across the cell. Four 
interleavings take place in one temporal flip-flop bit, two in each latch. This splits 
the flip-flop into the five sub cells A-E. These interleaving space the hold and 
delayed hold nodes driving the C-elements by interleaving the  delay element 
between them. If both the hold and delayed hold nodes in a latch collected the 
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same type of charge in the same strike, holes or electrons, the C-element would 
switch states and an SEU would occur. However, in the event that only one of 
these nodes collects charge, the C-element will tri-state but the storage cell will 
not flip. Fig. IV-10 and Fig. IV-11 show the interleaved constituent cells of the 
single flip-flop implemented across the four-bit cell. The schematic shown in Fig. 
IV-10 maps the sub cells to the actual circuit divisions of a single temporal flip-
flop. The red boxes shown in the Fig. IV-11 highlight the interleaving path of one 
flip-flop.  
 
Fig. ‎IV-10. Temporal flip-flop schematic expressing divisions of interleaving. 
 
               A         B       C          D           E 
Fig. ‎IV-11. Multi-bit cell layout with the interleaved nature of one flip-flop progressing across the 
cell. 
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 In the foundry process used the power rails on the top and bottom of standard 
cells separate rows through the use of metal 1 and diffusion routes. This means 
that vertical interleaving had to be completed using vertical metal 2 and some 
horizontal metal 3 routes. While the limited amount of interleaving does not 
expend all the available routing tracks for metal 2, considerations for power grid 
routing must be taken into account. These considerations must space metal 2 
tracks to allow room for vias from metal 8 to be placed without difficulty. More 
on this topic will be discussed in later in the chapter in the Synthesis and APR 
section. 
 The cell physical design matches the standard cell height and intermediate cell 
layers to a commercially available, unhardened, fully tapped standard cell library 
available from the foundry.  
   
E. Power Consumption Analysis 
 Simulations were run on the temporal flip-flop to determine the effect that 
temporal hardening has on power consumption. The circuit simulated consisted of 
ten temporal flip-flops chained in a shift register configuration. The outputs of 
these FFs were loaded with a fan-out of four minimum sized inverters. The 
simulation was run at a temperature of 25 C, VDD = 1.2 V and at the typical 
process corners. To accurately assess power consumption in realistic operating 
conditions, power was measured on a per flip-flop bit basis for activity factors 
ranging from  = 0 to 40%. At  = 0, only the clock power for the temporal flip-
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flop is shown and was measured at 14.60 fJ and then at  = 40%, the circuit 
dissipates 103.8 fJ. 
 For a comparison, the same simulation was run on the single bit, unhardened D 
flip-flop, whose schematic is similar to that in Chapter 1, Fig. I-3(b). For this 
circuit, the energy consumption was measured at 21.96 fJ and 36.83 fJ for activity 
factors of 0 and 40% respectively. The results of both these simulations are shown 
in Fig. IV-12, along with the energy consumption of the four delay elements in a 
single temporal flip-flop. At 0% activity factor, the clock power of the temporal 
flip-flop is 33% less than that of the unhardened version. However, as the activity 
factor increases, the delay elements begin to greatly affect the power 
consumption. At 40% activity factor, the temporal flip-flop dissipates 2.8 times 
that of the unhardened flip-flop and the delay elements comprise of 75% of the 
total consumption at this level. Other notable points on the chart are when the 
temporal flip-flop and unhardened version dissipate the same amount of energy 
(approximately  = 4%), and when the temporal flip-flop’s power consumption is 
twice that of the unhardened flip-flop (approximately  = 18%). 
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Fig. ‎IV-12. Plot of power consumption by activity factor for the unhardened flip-flop and the 
temporal flip-flop. 
 
F. Size Analysis 
 The unhardened flip-flop cell in the foundry provided library is 8.74 μm long 
with a height of one standard cell, or 3.69 μm for a total area of 32.25 μm2. 
Comparatively, the hardened, multi-bit cell has a length of 36.80 μm and is four 
standard cell rows high, or 14.76 μm total height. This cell has an area of 543.17 
μm2, which can be divided into 135.79 μm2 per bit. When comparing these two 
cells, it is obvious that the hardened multi-bit flip-flop is significantly larger 
(4.2x) than the unhardened version. Most of this difference is due to the temporal 
hardening technique utilized in the form of the four delay elements. Each delay 
element measures 6.00 μm in length and 3.69 μm high, adding 22.14 μm2 to the 
area, about 68% of the foundry flip-flop size. The four delay elements combine to 
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comprise of 85.5% of the size difference between these two flip-flops. Also, 8.5% 
is due to the inverter INVBW and the use of the C-elements, as opposed to 
standard inverters, in the storage cells for both latches. The final 6% of size 
discrepancy can be attributed to optimizations not made in the hardened flip-flop 
due to the interleaved nature of the multi-bit cell and the unhardened flip-flop 
being efficiently designed by automated tools. 
G. Synthesis and APR Implementation 
 To further acknowledge the substantial size and speed penalties, the use of the 
hardened, multi-bit cell in a practical application, through synthesis and auto place 
and route (APR) design flows. These flows were completed using Synopsys 
Design Compiler (DC Shell) for the synthesis step and Cadence Encounter for the 
APR.  
 To properly complete these methodologies, the individual TFF had to be 
characterized and a liberty file, or .lib, had to be generated and then formatted for 
a multi-bit implementation. The characterization of the flip-flop was completed 
using Synopsys NCX, an automated character`ization program that analyzes the 
setup, hold, and propagation delays for both combinational and sequential logic. 
In this case, a sample .lib was formatted to fit the input and output terminals of the 
single bit TFF. This .lib worked in conjecture with a configuration file to 
comprise the two input files for NCX.  A key for the configuration file is to 
instruct NCX to run multiple iterations of timing analysis at varying D to CLK 
edge times using the commands: 
set constraint true 
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set shpr_constraint true 
 With this feature enabled, NCX runs multiple iterations of the setup and hold 
time analysis without the assumption that there are infinite hold and setup times 
respectively. The hold times are originally set at the unhardened levels and then 
shifted by approximately unhardened tSETUP/2 and tSETUP for iterations 2 and 3 
respectively to calculate the new setup times. Hold times are the calculated using 
these setup times. This setting is necessary to provide a “hardened” setup time for 
the circuit. The configuration file also points the program to which netlist to 
simulate. 
 When calculating setup times for a flip-flop or latch, the tool assumes an 
infinite hold time, and the inverse while calculating hold times. For unhardened 
sequential logic, this provides an accurate calculation and if the TFF is 
characterized with this convention, a setup time of about t will be reported. 
However, the temporal hardening requires that an additional t be added to the 
setup time in order for a flip-flop to properly operate in hardened conditions. Fig. 
IV-13 is a transient plot explaining the worst case setup time for the TFF is 
shown. In this example, D switches just over 2 t before the clock edge and an 
SET quickly occurs, pulling D low for about 300 ps. Since the SET is mitigated at 
least one t before the clock edge, the master latch is able to capture the proper D 
value. In the event that D switches closer to the clock edge, an SET of sufficient 
tSET can keep the C-element tri-stated long enough for the previous, and incorrect, 
D value to be captured, causing an upset. 
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Fig. ‎IV-13. Transient plot depicting the worst case setup scenario for the TFF where an SET 
occurs within two t from the rising clock edge. (After ‎[43]) 
 
 Running multiple iterations of NCX, one assuming a setup time of t and one 
assuming a hold time of -t allows the tool to report hardened characterization 
times for the TFF. NCX creates and runs HSPICE simulations for every timing 
value required by the input .lib and then outputs a .lib with updated timing 
information specific to the circuit netlist that the configuration file points to. Since 
this program does not handle multi-bit cells, the simulation had to be run on a 
single bit TFF. When reviewing the Liberty User Manual, a specific format for 
multi-bit cell netlists must be followed to designate their use in .lib files, through 
either bus or bundle command lines. After an analysis of how DC Shell works 
with both formats, it was decided that bundles would be used for the .lib 
formatting. An excerpt from the Liberty User Manual shows a general format 
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when using bundles: 
cell(inv) { 
 area : 16 ; 
 cell_leakage_power : 8 ; 
 bundle(Z) { 
  members(Z0, Z1, Z2. Z3) ; 
  direction : output ; 
  function : "D" ; } 
 bundle(D) { 
  members (D0, D1, D2, D3) ; 
  direction : input ; 
  capacitance : 1 ; } } 
 This format was manually applied to the NCX output .lib. Additionally, the 
data from the multiple iterations run by NCX that provide hardened setup and 
hold times was moved to replace the unhardened timing since the NCX output .lib 
does not automatically complete this step. This final .lib was placed into LC Shell, 
another Synopsys tool, to generate the second file DC Shell needs, a .db. 
 Once the .lib and .db files were generated, the synthesis and APR design flows 
were able to be run using the hardened, multi-bit cell. Since the large cell 
contained four TFFs, a second multi-bit cell containing three TFFs was also 
created to accommodate any number of flip-flops in a design that is not a multiple 
of four. This cell was quickly created by tying the input of the fourth TFF in the 
multi-bit cell to ground and floating the output. Through a combination of the 3 
and 4-bit cells, any design with a number of flip-flops greater than six can be 
accommodated. For example, if 30 flip-flops are in a design, six 4-bit cells and 
two 3-bit cells provide the 30 hardened flip-flops. However, in the block 
generated, only 4 bit cells were needed.  
 Synthesis and APR design flows were completed using the TFF for a stand -
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alone block from an actual set of control logic with a frequency target of 125 
MHz. For a comparison, the block was generated using the unhardened D flip-
flops used for comparison earlier. As expected, the hardened block was 
significantly larger than the unhardened version. Fig. IV-14 depicts both the 
hardened and unhardened blocks. The multi-bit cells are noticeable as the large 
grey boxes in (a) while the unhardened DFF is not visible in (b).  
         
            (a)                        (b) 
Fig. ‎IV-14. APR results of the hardened block (a) and unhardened version (b). (After ‎[43]) 
 While the hardened version is noticeably larger, it is not 4.2x the size of the 
unhardened version like the original size discrepancy between then TFF and 
unhardened D flip-flop. The actual size difference is 1.92x. A quick analysis of 
the cell density across the block explains this difference. The unhardened block 
has a density of 77% while the block generated using the TFF is uses 87% of the 
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space provided [43]. The increased density is due to the tight layout of the multi-
bit cells. Cadence Encounter did not place all the DFF cells as close as the TFF 
multi-bit cells therefore increasing the amount of white space left over between 
cells. Both blocks met the frequency requirement and Table III provides more 
specific details about the results of the two generated blocks.  
 
TABLE III 
SPECIFIC DATA FOR APR RESULTS COMPARING HARDENED AND UNHARDENED BLOCKS 
Flip-Flop 
X Dimension 
(m) 
Y Dimension 
(m) Area (mm2) 
Timing 
(MHz) Density (%) 
Hardened 257.6 442.8 0.114 142 87 
Unhardened 220.8 295.2 0.065 186 77 
 
Comparatively, the 125 MHz timing constraint limited Encounter from 
creating a smaller, even denser hardened block.  
H. Conclusions 
 The inspiration for this temporal flip-flop provided a strong base to start the 
design. The final TFF circuit solved the issue of hardness on control and clock 
nodes found in the C-gate/DICE flip-flop proposed by Knudsen by introducing 
the temporal slave latch in favor of the DICE slave. The multi-bit layout 
implementation increases SET and SEU hardness by spacing critical nodes. 
However, the use of delay elements to mitigate SETs and SEUs creates a 
substantial penalty in both size and power consumption. This shows the 
importance of efficient delay element design when employing the technique of 
temporal hardening, which was discussed in Chapter 2. 
 72 
V. RADIATION HARDENED FLIP-FLOP COMPARISON 
A. Introduction 
 As mentioned in Chapter 2, there are numerous methods to nullify SETs and 
SEUs in CMOS circuits. Two of the most widely used RHBD techniques are 
temporally redundancy and by interlocking storage nodes. This chapter will 
compare two radiation hardened flip-flops to the TFF described in the previous 
chapter through speed, size and power consumption. Finally, these designs will be 
compared via SET and SEU hardness to the TFF through simulation. The two 
comparison flip-flops were designed by Knudsen and employ very similar 
schematics by combining a temporal master latch with a DICE slave latch 
 [19] [43]. One flip-flop uses majority voters in the master latch storage cell while 
the second improves on both size and power by replacing the majority voters with 
C-elements. At the end of each section, the data collected will be compared to the 
TFF and the unhardened D-flip-flop analysis from Chapter 4. First, it is necessary 
to do a brief comparison between the delay element used in the TFF to a standard 
inverter chain through size and power consumption. All three of the RHBD flip-
flops compared in this thesis use the TFF delay element  
B. Delay Element Comparison 
 As mentioned in the previous chapter, the delay element design used with the 
TFF consists of two inverter/capacitor combinations followed by two more 
inverters, creating a t = 412 ps. This timing equates to eighteen chained minimum 
sized inverters. The layout for the TFF delay element is shown below in Fig. V-
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1(a) and stretches for 6.090 m in length. The 18 chained inverter layout is shown 
in Fig. V-1(b) and is 15.615 m long. Both layouts are one standard cell height, 
3.69 m. 
 
(a) 
 
(b) 
Fig. ‎V-1. Two delay element designs. (a) being the design described in Chapter 4 and (b) showing 
an inverter chain providing the same delay. 
 
 These designs show that the chained inverters are over 2.5x the TFF delay 
element size. Next, energy consumption analysis was run on both chains at 
varying activity factors (). Table IV shows these results.  
TABLE IV 
ENERGY CONSUMPTION COMPARISON FOR TWO DELAY ELEMENT DESIGNS 
Delay Element Activity Factor vs. Energy Consumption (fJ) 
 0 10 20 30 40 
TFF 0.007 3.56 10.8 14.3 17.9 
INV Chain 0.006 4.65 13.5 17.7 22.3 
TFF normalized 
to INV Chain 1.20 0.766 0.797 0.810 0.804 
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 From this table, it is noticeable that the TFF delay element consumes about 
20% less power than the inverter chain between activity factors of 10-40%. Even 
though the TFF design has large capacitors that need to be charged, the 18 
inverters combine to surpass the large capacitor energy dissipation penalty. This 
shows that the design used in the TFF is more efficient in both size and power 
consumption than a standard inverter chain providing a comparable t.  
 A final comparison is the effect of ion strikes incident to nodes within each 
delay element. Fig. V-2 shows charge collection on the first node within the TFF 
delay element (a) and the inverter chain (b).  
 
(a) 
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(b) 
Fig. ‎V-2. Simulated ionized particle strike on the first node of (a) the delay element used in the 
TFF and (b) a 18 chained inverter delay element. 
 
 The charge collected is equal for both simulations. However, the negative pulse 
created in the TFF delay element is 365 ps while the pulse in the inverter chain is 
275 ps. This difference is due to the lower inverter drive strength in the TFF delay 
element. The smaller inverters induce a lower current that in turn increases the 
time it takes to remove any collected charge. An example of how this increased 
SET length from the weak delay elements can be hazardous is seen in the TFF 
feedback delay element. If a large amount of charge is collected in this circuit 
element, as opposed to the setup nodes, there is a higher danger of tSET exceeding 
t and an upset occurring. 
C. Timing Comparison 
 Timing data for each flip-flop was collected by the use of the Synopsys 
characterization tool NCX. As previously described, this program characterizes 
both sequential and combinational logic and these results will provide hardened 
 76 
setup, hold, and clock-to-Q times. Each flip-flop’s speed will be compared as a 
combination of the minimum clock speed allowed (TSETUP + THOLD ) and the 
propagation delay after a clock edge (TCLK2Q). Table V summarizes the data 
collected for this section. Basic operation for the two Knudsen flip-flops circuit 
will be described in this section as well. 
1) Majority Voter TDFF 
 The schematic for the majority voter temporal/DICE flip-flop (MTDFF) is 
shown in Fig. V-3.   
 
Fig. ‎V-3. Majority voter temporal/DICE flip-flop. (After Knud-06]) 
 Unlike the TFF, the temporal master latch in this design uses a delay 
element/majority voter combination in the feedback path and setup nodes with 
times of either 0, 1, or 2temporally separating N2, MDb and MDDb, 
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respectively. The three inverters preceding and succeeding the delay elements 
decrease the loading on the input inverter as well as the delay elements. As shown 
in Chapter 2, majority voter inputs add large capacitances to nodes and these 
driving inverters reduce the loading effects. 
 The slave latch draws its four inputs from the 1 and 2 nodes, MDb and 
MDDb, as well as the two identical majority voter outputs driven by the setup 
nodes. The PMOS pass gates separating the two latches are driven by CLKb and 
show that this flip-flop is in a rising-edge triggered configuration. The output 
inverters are redundant to limit the effect that a disagreement between interlocked 
DICE nodes can have on the output through contention. Standard operation for 
this circuit is shown below. 
 
Fig. ‎V-4. Proper MTDFF operation at a 250MHz clock frequency. 
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 In this simulation, when D switches when the clock is low, the nodes MDb and 
MDDb switch after 1t and 2t. M0 and M1 represent the same value in this circuit 
and switch following MDb since the node N2 also drives the majority gates. Once 
the clock signal goes high, the output is changes one gate delay after the DICE 
latch is written. There is a dip on M0 at the first clock edge due to some charge 
back-writing between the master and slave latches. Similarly, MDb and MDDb 
dip after the second rising clock edge for the same reason.  
 The NCX data collected shows that the hardened setup and hold times for this 
design are 1193 ps and -215 ps, respectively. The setup time is about 3 t, since 
the timing tool measures the time it takes for both the 1 t and the 2 t delay 
elements to stabilize. The measured CLK-to-Q time for the circuit is 145 ps. 
These times were measured with an inverter preceding the CLKb pin in order to 
create an input CLK pin similar to the other three flip-flops analyzed. Because of 
this, tCLK2Q represents the propagation times of the CLK inverter, the output 
inverters, and the DICE latch being written. 
2) C-Element TDFF 
 The final RHBD circuit being compared is a derivation of the MTDFF shown 
above and replaces the majority voters with C-elements in the temporal master 
latch. The DICE slave latch is identical to that of the MTDFF. Fig. V-5 shows the 
schematic for the C-element TDFF (CTDFF).  
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Fig. ‎V-5. C-Element temporal/DICE flip-flop schematic. (After ‎[43]) 
 In this case, the master latch consists of delay element/C-element combinations 
in both the feed forward and feedback nodes of the bi-stable memory cell. The 
four DICE latch inputs are driven by the temporally separated inputs connected to 
each C-element, shown as nodes N1-N4. Charge back-writing from the slave latch 
to the master latch, as described in the previous chapter when addressing the 
necessity of INVBW, is an issue with this design. The inverters separating the 
master and slave latches prevent failures that could be caused by this back-
writing. These inverters are not needed in the MTDFF design since majority 
voters do not enter a tri-state mode that would cause the output nodes to float. 
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Fig. ‎V-6. Proper CTDFF operation at a 250MHz clock frequency. 
 The Fig. V-6 above shows the basic CTDFF operation in a falling edge 
configuration. When the clock is low, the nodes N1 and N2 switch according to D 
and with a tδ separation. Once N1 and N2 are equal, the first C-element begins to 
drive N3 and N4 switches one tδ later. When the latch is closed, the inverted 
values of N1, N2, N3 and N4 get passed to the DICE slave latch nodes X0, X2, 
X1 and X3, respectively. Q switches after one gate delay, about 25 ps. 
 Measured values for the CTDFF give a hardened tSETUP of 1371 ps and a 
hardened tHOLD of 370 ps The N1-N4 values must all be stabilized at the falling 
clock edge to keep the interlocked nodes X0-X3 from fighting each other and 
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quickly write the DICE slave latch. Thusly, both delay elements should be 
stabilized for the setup time to be met. For the CTDFF, tCLK2Q was found to be 
120 ps, which is simply the DICE slave latch write time and the output inverter 
propagation time. 
3) Summary 
 When analyzed side by side, the MTDFF and CTDFF have very similar timing 
characteristics. The hardened setup times are approximately 3 t for both designs, 
with the MTDFF reporting times a bit larger due to the preceding and succeeding 
the delay elements in the temporal hardening circuitry. In both designs, a majority 
of the four temporally separated master latch outputs must be stabilized at the 
clock edge in order for the slave latch to be quickly written. The TFF only 
requires a hardened setup time of about 2 t since there is no temporal hardening 
on the bi-stable memory cell feedback path and the slave latch input is drawn 
from the node SSetup. 
  The hardened hold times for the MTDFF and CTDFF are very close as well, 
Again, both of these times are much more negative than the TFF and unhardened 
FF hold times and this decrease can be attributed to the larger amount of master 
latch circuitry a logic value must propagate through before affecting the slave 
latch input. 
  Finally, the clock-to-Q times for the three hardened circuits are very similar. 
Measured times for the MTDFF and CTDFF being separated by only 25 ps can be 
attributed to the inversion on the MTDFF CLK input. After the appropriate CLK 
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level has been reached, the CTDFF and MTDFF tCLK2Q times require the DICE 
latch to be written and the output inverters to switch. In the TFF, the transmission 
gate on the slave latch and the two output inverters must stabilize before Q 
switches. The timing data for all four flip-flops are shown in Table V. 
TABLE V 
TIMING COMPARISON OF FOUR D FLIP-FLOPS 
Design MTDFF CTDFF TFF Unhardened 
TSETUP  (ps) 1193 1371 853 132 
THOLD (ps) -215 -370 -59.9 -54.7 
Max CLK F (GHz) 1.02 0.999 1.26 773 
TCLK2Q (ps) 145 120 133 96.5 
 
D. Size Comparison 
1) Majority Voter TDFF 
 Temporal hardening is known to be a high area impact solution for SET and 
SEU mitigation. The use of delay elements significantly increases the size of a 
design. Since the MTDFF requires three delay elements, the size penalty is 
substantial. Each delay element is 6.09 m long and 3.69 m high giving a 67.4 
m2 penalty from the three delay elements alone. Conversely to the delay 
element’s size penalty, the DICE latch provides a compact layout of only 3.800 
m x 3.690m, or 14.02 m 2. The full layout for the MTDFF is shown in Fig. V-
7. 
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Fig. ‎V-7. MTDFF layout covering two cell heights. 
 The final layout spans over two cell rows, extending 22.020 m on the top row 
and 17.725m on the bottom row for 39.745 m in total length. This creates an 
area penalty of 146.66 m2. The three delay elements are noticeable by the large 
capacitors, two on the top row and one on the bottom. Interconnect tracks on 
layers higher than metal 1 are not shown in any layouts to improve image clarity.  
2) C-element TDFF 
 The CTDFF is a significant size improvement over the MTDFF by reducing 
the 12 transistor majority gates down to 4 transistor C-elements, and removing 
one delay element. However, the addition of four inverters used to mitigate charge 
sharing between the master and slave latches creates an area penalty not found in 
the MTDFF. Again, the DICE slave latch only requires 14.0 m2. Fig. V-8 shows 
the layout for this flip-flop. 
 
Fig. ‎V-8. Complete CTDFF layout. 
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 The final cell length is 28.625 m and has a height of 3.690 m, creating a 
105.6 m2 footprint. Right away, it can be noticed that this design is the most 
compact of the three temporal flip-flops by far. Two delay elements can be seen 
on the left side of the layout and the DICE is placed on the far right. 
3) Summary 
 As expected, all three RHBD flip-flops are significantly larger than the 
unhardened D flip-flop. The CTDFF provided the most compact hardened 
solution at only 3.27x the unhardened flip-flop size. The TFF does not take 
advantage of a DICE slave latch and consequently and shows a significant size 
increase because of it. Finally the MTDFF is the largest of the three RHBD 
designs because of the majority gates and three delay elements needed in the 
master latch hardening circuitry. It should be noted that the four delay elements 
used in the TFF have comprise a much larger percentage of area, 86%, than the 
two and three delay elements used in the CTDFF and MTDFF, 42.6% and 46.0% 
respectively. Table VI displays these results. 
TABLE VI 
SIZE COMPARISON OF RHBD FLIP-FLOPS, PER BIT  
 MTDFF CTDFF TFF Unhardened 
X (m) 3.69 3.69 3.69 3.69 
Y(m) 39.745 28.625 36.80 8.75 
Area (m2) 146.66 105.62 135.8 32.3 
Area from delay elements 
(%) 
46.0 42.6 86% 0 
Size Normalized to 
Unhardened 
4.54 3.27 4.20 1 
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E. Power Comparison 
 The energy consumption simulations were run on the MTDFF and CTDFF are 
identical to those used to analyze the TFF and unhardened flip-flop in the 
previous chapter. Tables VII and VIII show the energy dissipation results for  = 
0 to 40% and Fig. V-9 depicts a graphical representation of the results for all four 
flip-flops compared.  
TABLE VII 
MTDFF POWER DISSIPATION ANALYSIS WITH COMPARISON TO AN UNHARDENED D FLIP-FLOP 
 Energy Consumption (fJ) 
 0 10 20 30 40 
MTDFF 24.71 44.92 80.17 97.50 115.3 
Normalized to 
Unhardened 
1.13 1.85 2.62 2.84 3.13 
% from Delay 
Element 
0.0 24 40 44 47 
 
TABLE VIII 
CTDFF POWER DISSIPATION ANALYSIS WITH COMPARISON TO AN UNHARDENED D FLIP-FLOP 
 Energy Consumption (fJ) 
 0 10 20 30 40 
CTDFF 5.69 16.73 41.22 53.88 64.92 
Normalized to 
Unhardened 
0.26 0.69 1.34 1.57 1.76 
% from Delay 
Element 
0.0 43 52 53 55 
 
 It is obvious that the MTDFF is the most power hungry of the three temporal 
designs for all of the activity factors tested. The temporal slave latch in the TFF 
substantially increases the design’s power consumption over the CTDFF, which is 
by far the most efficient temporal flip-flop.  
 A 0% activity factor shows the power consumed when only the clock pin is 
switching. At this level, the CTFF is substantially lower than the other three flip-
flops compared. One possibility is that this due to the flip-flop’s falling edge 
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configuration. In the example of the MTDFF schematic, it can be seen that the 
inverted clock node drives substantially more transistors than in the CTDFF. This 
increases the capacitance needed to be charged and discharged every clock phase, 
thus increasing the clock power.  
 At 40% activity factor, the differences between the TFF and CTDFF can be 
easily approximated to the power consumption of two delay elements at that 
activity level. Similarly, the two majority voters and one delay element can 
comprise the increased power consumption of the MTDFF when compared to the 
CTDFF. 
 
Fig. ‎V-9. Plot comparing the power consumption of an unhardened flip-flop to three temporally 
hardened flip-flop across a range of activity factors. 
 
 In most cases, power consumption and size are directly proportional. When the 
delay elements are introduced, this relationship is compounded by the two large 
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capacitors from which a majority of the delay is drawn from. Fig. V-9 reiterates 
the substantial power penalty when hardening through temporal methods vs. 
unhardened circuitry at high activity factors. 
F. Hardness Comparison 
 Unlike the TFF, the Knudsen flip-flops do not address SETs on every input 
node. The following simulations show how the two designs mitigate SETs on the 
input node, D. There will also be simulations displaying how a DICE latch 
nullifies SEUs and how the Knudsen latches can fail if an SET reaches the clock 
input node. As with the TFF, multiple node charge collection is not considered 
due to the utilization of spatial hardening in the final design’s layout by 
implementing a multi-bit cell in the same fashion as the TFF.  
 As mentioned previously, all three flip-flops analyzed are using the TFF delay 
element design, providing just over 400 ps for t. Since temporal hardening relies 
on the temporal separation of nodes, these three flip-flops should have similar 
“hardness” levels. However, certain nodes on the MTDFF and CTDFF have 
increased transistor sizing which provides additional drive strength, such as N2 in 
the MTDFF that drives the majority voters and an inverter. Simulations will be 
run at tSET times below t for each design since, as described in Chapter 2, SETs 
greater than t will cause temporally hardened circuits to fail. 
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Fig. ‎V-10. Simulated SET affecting the D input of the MTDFF. 
  In the simulation above, an SET duration of 400 ps is seen on the D input. The 
nodes N2, MDb, and MDDb switch and then reset with a t separation between 
each one. Since none of those three nodes sustain a high logic value at the same 
moment, the nodes M0 (shown above) and M1 do not capture the incorrect SET 
value. Because of this, the stored master latch value does not deviate from the 
proper value and an upset is averted. 
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Fig. ‎V-11. SET seen on the CLK node of a MTDFF causing an upset. 
 However, when an SET occurs on the CLK node, there is a possibility of an 
upset occurring. An example of this is shown in Fig. V-11 when an SET of tSET = 
260 ps brings the clock node high. In this example, the value stabilized in the 
master latch is the opposite of that stored in the DICE slave latch. When the clock 
goes high, the DICE latch is written and the output switches after one gate delay.  
This simulation shows that any sustained positive SET on the CLK node can 
cause an upset to this temporal master/DICE slave design. 
 The CTDFF mitigates SETs and SEUs in an almost identical fashion to the 
MTDFF. The SET occurs with a tSET = 400 ps the nodes N1 and N2 pulse with a t 
separation and a width of tSET.  At no time do they agree in value, thus keeping 
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the N3 from changing state and preventing the SET from propagating through the 
latch. This keeps an upset from occurring in the master latch that would be passed 
to the slave at the falling clock edge. 
 
Fig. ‎V-12. Simulated SET on the D input of the CTDFF. 
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Fig. ‎V-13. Simulated SET on the CLK node of a CTDFF. 
 As with the MTDFF, this design is also has the possibility to upset if an SET 
occurs on the CLK node. The simulation in Fig. V-13 depicts such an event when 
the value stored in the master latch is opposite that of the slave latch. When the 
clock goes low (since this latch is in a falling edge triggered configuration) for the 
duration of the propagating SET, 180 ps, the slave latch is written and the output 
switches one gate delay later.  In this situation, if the CLK SET has a duration 
longer than the time it takes to write the DICE latch, an upset will occur.  
 While all three hardened flip-flops analyzed in this thesis mitigate D-input 
SETs and SEUs at the same level, only the TFF is hardened against all control 
signal and CLK node SETs. This allows the TFF design to be integrated with 
standard CAD tool generated clock trees.  
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G. Conclusions 
 Through the three comparisons provided in this chapter, a benchmark for 
temporally hardened flip-flops was derived. The CTDFF was shown to be an 
improvement over the MTDFF in size and power consumption without sacrificing 
speed or temporal hardness. When compared to the TFF, while the CTDFF is 
more compact and power efficient but is out performed in speed and “hardness” 
measurements.  
 Using the C-element/delay element combination in only the feed forward path 
of the latch memory cell greatly increases the speed of the TFF over the CTDFF 
by approximately one t. The temporal slave latch found in the TFF surpasses the 
hardening capabilities of a DICE latch when paired with a temporal master. All 
three of the temporal designs display the large size and power consumption along 
with the slow operating speeds that are expected with temporal RHBD techniques. 
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VI. CONCLUSION 
 An innovative RHBD D flip-flop has been presented. This design combines 
two temporally hardened latches to mitigate SETs on all input nodes as well as 
SEUs on any internal nodes and requires only one C-element/delay element 
combination per latch. The delay elements used in the temporal hardening 
schematic consist of low current drive inverters followed by large capacitances to 
maximize the propagation time of pulses passing through the circuitry. 
By comparing the TFF to an unhardened D flip-flop, it was found that the 
delay elements caused a severe penalty in size, power consumption and speed. 
The TFF was found to be 4.2x the size of the unhardened flip-flop per bit and 
while it consumed less power than the unhardened version at low activity factors, 
an activity factor of 40% results in 2.8x the power dissipation of the unhardened 
flip-flop. The delay elements also increase the setup time of the flip-flop by 1 t 
and an additional 1 t was shown to be required for a "hardened" setup time. This 
creates a total speed penalty of 2 t for the TFF over the unhardened flip-flop. 
Finally, a multi-bit cell was created and placed in both the Synthesis and APR 
methodologies. The resulting block was 1.75x that of an unhardened version and 
24% slower. However, the transistor density provided by the multi-bit cell 
translated to the generated blocks allowing for a 13% increase in cell density. 
 Two temporal/DICE master slave flip-flops designed by Knudsen  [19] were 
analyzed in the same fashion to compare the TFF design with other hardened flip-
flops. The MTDFF was found to be slower, larger, and more power consuming 
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than the TFF. However, the CTDFF used the compact layout of a DICE latch and 
only two delay elements to provide a total area impact that is 22% less than the 
TFF. Additionally, this design is 47% more efficient than the TFF. However, the 
C-element/delay element combinations in both storage cell paths increase the 
setup time for the CTDFF by another t, making it about 1t larger than the TFF. 
Finally, while the MTDFF and CTDFF mitigate SEUs and SETs on the D node 
effectively, both are subject to failures if an SET occurs on the clock node. The 
TFF was shown to not fail in these situations. 
 While the TFF is limited in application to relatively large, high power designs, 
the complete SET and SEU hardness insures proper operation when addressing 
soft errors. Since the weakness of the temporal hardening employed in both the 
master and slave latches lies in the delay elements, further research should focus 
on this area to create a low power, compact delay element. 
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